We report the experimental demonstration of the ferroelectric field-effect transistor (FEFET)based relaxation oscillators and spiking neurons. The ferroelectric relaxation oscillators and the ferroelectric spiking neurons, harnessing the abrupt hysteretic transition feature of ferroelectrics, have a compact 1T-1FEFET structure. The bias conditions of the FEFET can dynamically tune the hysteresis; therefore, the dynamics of oscillations and spikings can be controlled, which enable both excitation and inhibition functions in ferroelectric spiking neurons. Such FEFET-based systems are basic building blocks for efficient computational platforms for non-von Neumann and neuromorphic computing paradigms, such as coupled oscillator networks and spiking neural networks.
I. INTRODUCTION
W E ARE in the era where data are generated faster than ever before. To analyze and extract meaningful information from this enormous data set, new computational paradigms inspired by biological brains have been proposed to overcome the bottleneck of conventional von Neumann architectures. Coupled oscillator networks and neural networks, as exemplars of such alternative computing topology, have demonstrated great success in various demanding tasks. Coupled oscillator networks, utilizing synchronization dynamics, are well suited for resolving computational hard problems, such as associative memory, pattern matching and recognition, and combinatorial optimization [1] - [4] . In addition, neural networks, particularly spiking neural networks [5] , [6] , allow autonomous learning and clustering from environment without the need of labeling data.
Emerging nanoelectronic devices and materials, such as resistive random access memories (ReRAMs), spin-transfer torque magnetic random access memories (STT-MRAMs), and metal-insulator transition (MIT) devices, possessing nontrivial features, such as hysteresis, non-volatility, plasticity, stochasticity, and so on, provide consequential advantages in terms of power, performance, and area in implementing non-von Neumann and neuromorphic architectures than the CMOS counterpart. The ferroelectric field-effect transis-tor (FEFET) as an emerging device, having a ferroelectric layer as the gate oxide stack of a transitional MOSFET, is a potential candidate for non-volatile memories [7] , ultralow power devices for VLSI circuits [8] , [9] , and artificial synapses [10] , [11] .
In this paper, we experimentally demonstrated FEFET as the underlying device technology for implementing relaxation oscillators and spiking neurons, which are the fundamental unit for constructing bio-mimetic computational architectures, such as coupled oscillator networks and spiking neural networks. Fig. 1(a) [12] shows the schematic of a ferroelectric relaxation oscillator, where the FEFET consists of an epitaxial 100-nm thick Pb(Zr 0.2 Ti 0.8 )O 3 (PZT) externally connected to the gate of an 80-nm channel length n-type FinFET with 14 fins. A capacitor C in parallel with the channel of the discharging MOSFET is connected to the source of the FEFET. The drain current (I D ) versus gate voltage (V GF ) characteristics of the FEFET is shown in Fig. 1(c 
II. FERROELECTRIC RELAXATION OSCILLATORS

A. OPERATION OF THE FERROELECTRIC RELAXATION OSCILLATOR
In the relaxation oscillator circuit [ Fig. 1(a) ], the gate voltage (V GF ) and the drain voltage (V DD ) of the FEFET as well as the gate voltage (V GM ) of the discharging MOSFET are held at a constant. The source voltage (V S ) of the FEFET varies with the charging and discharging of the capacitor C such that both V GS = V GF -V S and V DS = V DD -V S of the FEFET change simultaneously. Therefore, to understand the operation of the ferroelectric relaxation oscillator, we rely on the load line analysis [13] shown in Fig. 2(b) , where the drain current (I DF ) versus source voltage (V S ) of the FEFET for V GF = 0.8 and 1 V, respectively, and the drain current (I DM ) versus drain voltage (V S ) of the discharging MOSFET for V GM = 1.3 V are plotted. Let us consider the case when V GF = 1 V. When the circuit is turned on at time t = 0, the capacitor C is initially discharged completely and V S is 0. Then, V S increases over time with the charging of the capacitor through the FEFET. As V S increases to V t1 at point A, the FEFET transitions to the low-current branch at point B, which is the onset of capacitor discharging. V S starts decreasing with the discharging of the capacitor through the MOSFET and reaches point C, where V S = V t2 . At point C, V S transitions to point D in the high-current branch. The transitions from point A to point B and point C to point D occur due to the fact that the I DF versus V S curves contain hysteresis with extremely sharp transitions such that there are no stable states in the transition branches. Thereafter, the systems repeat through the loop ABCD with V S wiggles between V t1 and V t2 .
B. IMPACT OF FEFET GATE VOLTAGE (V GF ) ON THE FERROELECTRIC RELAXATION OSCILLATOR
The oscillations can be tuned by the FEFET gate voltage V GF , which alters the width and the location of the hysteresis window in I DF versus V S curves, as shown in Fig. 2(b) . The oscillation amplitude and dc level of V S as well as oscillation frequency can be dynamically controlled by FEFET gate voltage V GF [ Fig. 2(c) ]. As V GF increases, the width of the hysteresis windows in the I DF versus V S curves becomes narrower and the time for traveling back and forth between V t1 and V t2 decreases; therefore, the oscillation frequency increases. Before the hysteresis window pinches off and the I DF versus V S curve becomes hysteresis-free as V GF rises, the hysteretic transitions actually become less steep such that there are stable states in the transition regions. As a result, the oscillations cannot be sustained. Fig. 3(c) ]. Since the V GM values lead to oscillations in V S , increasing V GM causes an increase in oscillation frequency because the time for charging and discharging the capacitor decreases due to higher drain current. Despite the fact that V GF remains constant and the I DF versus V S curve is expected to stay the same, the amplitude of the oscillation actually decreases with increase in V GM . Even though the width of the hysteresis window is proportional to frequency, the reason why the oscillation amplitude decreases with frequency is not clear at this moment.
C. IMPACT OF DISCHARGING MOSFET GATE VOLTAGE (V GM ) ON THE FERROELECTRIC RELAXATION OSCILLATOR
D. MAXIMUM OSCILLATION FREQUENCY OF THE FERROELECTRIC RELAXATION OSCILLATOR
The current ferroelectric relaxation oscillator contains discrete components (see Method); therefore, the performance of the oscillator circuit is significantly limited by the parasitic capacitance. Burdened by the parasitic capacitance, we are able to push the current system to oscillate at a frequency of around 1 kHz. However, this number is greatly underestimated. The measured ferroelectric switching speed is around 220 ps [14] , and thus, the ferroelectric relaxation oscillator should be capable to operate in the MHz region. To explore the maximum oscillation frequency of the ferroelectric relaxation oscillator, the system must be fabricated in an integration fashion to greatly reduce the parasitic capacitance.
E. DISCUSSION
Synchronization dynamics of the oscillatory system have been proposed to solve computationally hard problems. In particular, a vanadium oxide (VO 2 )-based coupled oscillatory system has demonstrated great success in image detection problems and graph coloring problems [3] , [4] . In [12] , a ferroelectric-coupled oscillator network is studied, where two ferroelectric relaxation oscillators are coupled through a coupling capacitor and the synchronization dynamics of the ferroelectric coupled oscillator network can be utilized for computation. Despite the fact that the vanadium oxide coupled oscillator network and the ferroelectric coupled oscillator network share similar circuit configuration, the ferroelectric-coupled oscillator network has advantages over the vanadium oxide-based oscillator network due to the fact that FEFET is a three-terminal device. In a ferroelectricbased oscillator network, both the gate of the top FEFET and the gate of the bottom MOSFET can be utilized to tune the oscillation dynamics. In contrast, for the vanadium oxide-based oscillator network, only the bottom MOSFET can be utilized to modulate the oscillation dynamics. Thus, a ferroelectric-based oscillator network provides much larger design space and versatile circuit configuration. Second, vanadium oxide is temperature sensitive; therefore, stable operation of the system over a wide range of temperature is challenging. Moreover, the ferroelectric relaxation oscillator is more energy efficient. The ferroelectric relaxation oscillator has a power consumption as low as 3.6 µW yet the vanadium oxide relaxation oscillator has a power consumption of 11.9 µW [3].
III. FERROELECTRIC SPIKING NEURONS
The core components of the ferroelectric spiking neuron contain two leaky integrators, which mimic the functionalities of biological membranes and an aforementioned ferroelectric relaxation oscillator [ Fig. 4(a) ] [15] . An FEFET as a threeterminal neuromorphic device with intrinsic transistor gain permits achieving both excitatory and inhibitory input connections in a simple, area-efficient, 1T-1FEFET neuron topology. The excitatory input (V e ) and the inhibitory input (V i ) are connected to the gate of the discharging MOSFET (V GM ) and the gate of the FEFET (V GF ), respectively, through respective leaky integrators. The neuron output (V N ) is the voltage across the capacitor C and is digitized by an inverter (V 0 ). To understand the operation principle of the ferroelectric spiking neuron, we resort to the load line analysis [13] shown in Fig. 4(b) , where the measured dc drain current of the FEFET I DF and the drain current of the discharging MOSFET I DM are plotted as a function of neuron output V N .
A. EXCITATION OF FERROELECTRIC SPIKING NEURONS
When both inhibitory input V i and excitatory input V e are held constant such that V GF and V GM are at 1 and 0 V, respectively, the operation point of the spiking neuron is at the intersection of the I DM versus V N at V GM = 0 V and I DM versus V N at V GF = 1 V curves. This point is labeled as F in Fig. 4(b) , corresponding to the resting state of the neuron. When the excitation input V e receives an excitatory pulse train, V GM rises and reaches the firing threshold at point C, where the I DM versus V N at V GM = 1.15 V curve crosses the onset of the abrupt transition regions of the I DF versus V N at V GF = 1 V curve. Since there are no stable states in these steep transition regions, the system starts oscillating through the loop ABCD, as shown in Fig. 4(b) . Fig. 5(a) shows the measured waveform of the neuron output V N for the case where an excitatory pulse train of period T = 28 ms is arrived at V e while no inhibitory pulses are received such that V GF is at 1-V constant. Note that ferroelectric spiking neurons fire in the opposite polarity compared with generic biological neurons because of this particular circuit topology. The neuron, after receiving seven excitatory input pulses, spikes at a period of 27.9 ms, which is also the absolute refractory period of the neuron. This excitatory pulse train renders V GM fluctuating between 1.225 and 1.425 V, where the corresponding I DM curves are shown in Fig. 4(b) . While the neuron is spiking, the capacitor C is discharged during the transition from B to C via the discharging MOSFET, and the capacitor C is charged during the transition from D to A via the FEFET, as shown in the neuron output waveform in Fig. 5(a) . Fig. 5(b) shows the neuron output waveform V N in response to excitatory pulse trains of different periods ranging from 26 to 300 ms. As the period of the input excitatory pulse train extends, the neuron output spiking period also increases. If the frequency of the input excitatory pulse train is adequately low (T > 100 ms), the neuron actually does not fire, leading to a nearly constant neuron output V N . Fig. 5(c) shows the number of excitatory pulses required for the neuron to start spiking as a function of excitatory pulse frequency. Fig. 5(d) shows the energy dissipation of the ferroelectric spiking neuron per spike from both experiment and simulation. The simulation projects the energy consumption of the ferroelectric neuron at 45-nm technology node where an improvement of 390x is observed compared to the experimental result [15] . This projected energy consumption of the ferroelectric spiking neuron is lower than that of the analog CMOS counterparts [16] , [17] . The jump in energy consumption when the output firing frequency is around 40 Hz is due to the fact that excitatory pulse input with higher frequency, after travels through the leaky integrator, increases the voltage at the gate of the MOSFET (V GM ); as a result, more current is drawn by the bottom MOSFET and energy consumption increases. Fig. 6 shows the measured neuron output waveform V N and the digitized neuron output waveform V 0 , receiving both excitatory pulse train and inhibitory pulse train. The excitatory pulse train V e arrives at a period of 32 ms starting from t = 0 s and persists. The inhibitory pulse train V i arrives at a period of 6 ms starting at t = 1.025 s for a duration of 180 ms. Upon the arrival of excitation pulses, the neuron generates spikes after the firing threshold is reached. When both excitatory pulses and inhibitory pulses are present, the neuron output gets inhibited and an average voltage level of neuron output V N shifts to a higher value. Once the inhibitory pulse train ends, the neuron restores the previous spiking pattern. The digitized neuron output waveform V 0 , through simple thresholding, clearly differentiates the neuron inhibition from neuron excitation. The key to achieve neuron inhibition is the fact that the hysteresis of the FEFET in the I DF versus V N curve becomes narrower and shifts to the right as V GF increases, as shown in Fig. 4(b) . This transformation is attributed to the modulation of the location and the width of the hysteresis in the I DF versus V GS curves via V DS [Fig. 1(c) ]. Moreover, the hysteretic transition is actually not abrupt enough at V GF = 1.6 V compared to the vertical reference lines, and hence, the system cannot travel around the hysteresis loop. The inhibitory pulse train increases V GF from 1 to 1.6 V and the I DF versus V N at V GF = 1.6 V is shown in Fig. 4(b) . The excitatory pulse train causes V GM to fluctuate between 1.225 and 1.425 V and the corresponding I DM curves intersect the I DF versus V N at V GF = 1.6 V at points S and P, where the hysteretic transitions are actually not sufficiently precipitous. As a result, the neuron does not fire and V N swings back and forth between points S and P as V GM fluctuates.
B. INHIBITION OF FERROELECTRIC SPIKING NEURONS
C. BURST MODE OF FERROELECTRIC SPIKING NEURONS
Burst mode of the ferroelectric spiking neuron is realized by reducing the discharging rate of the leaky integrator through increasing the resistance of the resistors R p,e and R p,i . A single large excitatory input pulse V e leads to a series of chirped spikes at the neuron output V N , which decays away over time [ Fig. 7(a) ]. In the presence of a single inhibitory pulse V i , the neuron initially produces chirped output then get inhibited upon the advent of the inhibitory pulse [ Fig. 7(b) ].
D. COMPUTING WITH FERROELECTRIC SPIKING NEURON
A spiking neural network based on the ferroelectric spiking neuron is demonstrated [15] . By simulating a spiking neural network containing 784 input neurons, 400 excitation neurons, and 400 inhibitory neurons for unsupervised learning and classification from the MNIST handwritten digits data Fig. 4(b) . The digitized neuron output waveform is also plotted. set, we achieved 93% accuracy for 150 000 training epochs. The inhibition function of the ferroelectric neurons regulates the activation of excitatory neurons, increases sparsity in spiking, and enables high accuracy in unsupervised learning. In addition, the ferroelectric spiking neuron has a compact 1T-1FEFET structure, which outperforms the CMOS counterparts in terms of area [16] , [17] . Moreover, with the builtin excitatory and inhibitory functions, the spiking neural network based on ferroelectric neurons only requires positive synaptic weights, which further simplifies the complexity of the spiking neural network.
IV. CONCLUSION
In summary, utilizing the abrupt hysteretic transition feature of ferroelectrics, we experimentally demonstrated FEFET base relaxation oscillators and spiking neurons and examined the dynamics of oscillation and spiking under different bias conditions. These FEFET-based systems can serve as fundamental building blocks for efficient implementation of nonvon Neumann architectures and neuromorphic computational platforms.
METHOD
Ferroelectric Capacitor Fabrication and Characterization:
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